[1]
A., J.A. et al. 2025. Development and Realization of a Multi-Rate FIR Filter Utilizing Distributed Arithmetic on FPGA. Journal of Electrical Engineering and Automation. 6, 4 (Feb. 2025), 343–357. DOI:https://doi.org/10.36548/jeea.2024.4.006.