A., J. A., V., J. G. D., S., V., & K., M. (2025). Development and Realization of a Multi-Rate FIR Filter Utilizing Distributed Arithmetic on FPGA. Journal of Electrical Engineering and Automation, 6(4), 343-357. https://doi.org/10.36548/jeea.2024.4.006