J. A. A., J. G. D. V., V. S., and M. K., “Development and Realization of a Multi-Rate FIR Filter Utilizing Distributed Arithmetic on FPGA”, JEEA, vol. 6, no. 4, pp. 343–357, Feb. 2025, doi: 10.36548/jeea.2024.4.006.