A., Jerome Albert, et al. “Development and Realization of a Multi-Rate FIR Filter Utilizing Distributed Arithmetic on FPGA”. Journal of Electrical Engineering and Automation, vol. 6, no. 4, Feb. 2025, pp. 343-57, https://doi.org/10.36548/jeea.2024.4.006.