[1]
A., R.P. et al. 2026. Design and Implementation of a SEC-DED-DAEC-STEC Error Control Code for Reliable Memory System. Journal of Electronics and Informatics. 8, 3 (Jun. 2026), 217–234. DOI:https://doi.org/10.36548/jei.2026.3.002.