[1]
Karthigaikumar, P. 2021. Transistor Sizing using Hybrid Reinforcement Learning and Graph Convolution Neural Network Algorithm. Journal of Electronics and Informatics. 3, 3 (Oct. 2021), 194–208. DOI:https://doi.org/10.36548/jei.2021.3.004.