Kumar, V.S. et al. 2025. Design and Implementation of High Speed 6 – bit Current Steering DAC Modelling using Cadence. Journal of Electronics and Informatics. 6, 4 (Feb. 2025), 332–341. DOI:https://doi.org/10.36548/jei.2024.4.004.