Kumar, V. S.; V., K.; N., N. M.; G., P.; S, S. H. Design and Implementation of High Speed 6 – Bit Current Steering DAC Modelling Using Cadence. JEI 2025, 6 (4), 332-341. https://doi.org/10.36548/jei.2024.4.004.