Joseph, N.; Assis, A.; Bibin, A.; A., A.; R., T. A. FPGA Based 32-Bit Hybrid Ripple Ling Carry Adder. JEI 2025, 7 (2), 177-190. https://doi.org/10.36548/jei.2025.2.008.