A. RP, M. RS, S. N, C. N, J. S. Design and Implementation of a SEC-DED-DAEC-STEC Error Control Code for Reliable Memory System. J. Electron. Inform. 2026;8(3):217-234. doi:10.36548/jei.2026.3.002