1.
Karthigaikumar P. Transistor Sizing using Hybrid Reinforcement Learning and Graph Convolution Neural Network Algorithm. JEI. 2021;3(3):194-208. doi:10.36548/jei.2021.3.004