A., R. P., M., R. S., S., N., C., N., & J., S. (2026). Design and Implementation of a SEC-DED-DAEC-STEC Error Control Code for Reliable Memory System. Journal of Electronics and Informatics, 8(3), 217-234. https://doi.org/10.36548/jei.2026.3.002