Kumar, Veena Sanath, Karthik V., Navashashank M N., Puneeth G., and Sagar H S. 2025. “Design and Implementation of High Speed 6 – Bit Current Steering DAC Modelling Using Cadence”. Journal of Electronics and Informatics 6 (4): 332-41. https://doi.org/10.36548/jei.2024.4.004.