P. Karthigaikumar, “Transistor Sizing using Hybrid Reinforcement Learning and Graph Convolution Neural Network Algorithm”, JEI, vol. 3, no. 3, pp. 194–208, Oct. 2021, doi: 10.36548/jei.2021.3.004.