[1]
V. S. Kumar, K. V., N. M. N., P. G., and S. H. S, “Design and Implementation of High Speed 6 – bit Current Steering DAC Modelling using Cadence”, JEI, vol. 6, no. 4, pp. 332–341, Feb. 2025, doi: 10.36548/jei.2024.4.004.