N. Joseph, A. Assis, A. Bibin, A. A., and T. A. R., “FPGA Based 32-Bit Hybrid Ripple Ling Carry Adder”, JEI, vol. 7, no. 2, pp. 177–190, Jul. 2025, doi: 10.36548/jei.2025.2.008.