Kumar, Veena Sanath, et al. “Design and Implementation of High Speed 6 – Bit Current Steering DAC Modelling Using Cadence”. Journal of Electronics and Informatics, vol. 6, no. 4, Feb. 2025, pp. 332-41, https://doi.org/10.36548/jei.2024.4.004.