Karthigaikumar, P. “Transistor Sizing Using Hybrid Reinforcement Learning and Graph Convolution Neural Network Algorithm”. Journal of Electronics and Informatics 3, no. 3 (October 18, 2021): 194–208. Accessed March 21, 2026. https://irojournals.com/iroei/article/view/470.