1.
Karthigaikumar P. Transistor Sizing using Hybrid Reinforcement Learning and Graph Convolution Neural Network Algorithm. JEI [Internet]. 2021 Oct. 18 [cited 2026 Mar. 21];3(3):194-208. Available from: https://irojournals.com/iroei/article/view/470