K. Muralidharan and S. U. Maheswari, “Design of Low Power Cam Memory Cell for the Next Generation Network Processors”, JSWS, vol. 3, no. 4, pp. 208–218, Dec. 2021, doi: 10.36548/jsws.2021.4.001.