[1]
J. Sharma and S. Akashe, “Energy-Efficient Neuromorphic Architectures Enabled by Resistive Memory”, TCSST, vol. 7, no. 4, pp. 622–640, Oct. 2025, doi: 10.36548/jtcsst.2025.4.001.