Journal of Electrical Engineering and Automation
IRO Journals
Volume 4 — Issue 1 — March 2022

A Performance Analysis of Switched Capacitor Based Multilevel Inverter

https://doi.org/10.36548/jeea.2022.1.003
S. Mahabharathi
Department of Electrical and Electronics Engineering, Government College of Technology, Coimbatore, India
S. Sowkarthika
Department of Electrical and Electronics Engineering, Government College of Technology, Coimbatore, India
PDF
PDF

How to Cite

Mahabharathi, S., and S. Sowkarthika. 2022. “A Performance Analysis of Switched Capacitor Based Multilevel Inverter”. Journal of Electrical Engineering and Automation 4 (1): 19-31. https://doi.org/10.36548/jeea.2022.1.003.
ACM ACS APA ABNT Chicago Harvard IEEE MLA Turabian Vancouver AMA

Download Citation

Endnote/Zotero/Mendeley (RIS) BibTeX

Keywords

— Switched Capacitor (SC)
— Nearest Level Modulation (NLM)
— Total Harmonic Distortion (THD)
— Multilevel Inverter
— Cascaded H-bridge Inverter
Published: 26-04-2022

Abstract

A multilayer inverter based on Switched Capacitors (SC) using the Nearest Level Modulation (NLM) technique has been presented. To generate five levels, this multilevel inverter employs eight switches and two capacitors. The technique of nearest level modulation is used to provide a high-quality output voltage with low harmonic content. According to the simulation results, the expected inverter has lower Total Harmonic Distortion (THD) than a conventional inverter, using a voltage balancing control mechanism. The voltage on the DC-link capacitor is balanced using the NLM method. Through a SC-based inverter in the NLM approach, different voltage levels can be produced with a high voltage gain, resulting in less power outages, less turning stress, and better converter efficiency. As a result, no further devices are required to balance the voltage of both capacitors. The proposed system is simulated with MATLAB/SIMULINK, and its THD performance is tracked.

References

  1. Marif Daula Siddique, Saad Mekhilef, Noraisyah Mohammed Shah1, Jagabar Sathik Mohammed ALI4, Mohammed Mera J2, ATIF IQBAL2, “A New Single-Phase Single SwitchedCapacitor Based Nine-Level Boost Inverter Topology with Reduced Switch Count and Voltage Stress”, IEEE Access DOI 10.1109/ACCESS.2019.2957180, 2017.
  2. Rakesh Kumar, T. Deepa, Sanjeevikumar Badmanadhan, D.P. Kothari, “A guide to Nearest Level Modulation and Selective Harmonics Elimination modulation scheme for multilevel inverters”, IEEE Access 978-1-5386-8190-9/19/31.00,2019.
  3. M. Kanimozhi, P. Geetha,”A New Boost Switched capacitor Multilevel Inverter Using Different Multi Carrier PWM Technique”, IEEE Access 978-1-4799-2397-7/14/31.00, 2014.
  4. Qi Liu, Alian Chen, Chunshui Du, Chenghui Zhang,”A Modified Nearest Level Modulation Method For Modular Multilevel Converter with Fewer Sub Modules”, IEEE Access 978-1-5386-3524-7/17/31.00, 2017.
  5. M. D. Manjrekar and T. A. Lipo, “A hybrid multilevel inverter topology for drive applications,” In IEEE APEC'98 Thirteenth Annual Applied Power Electronics Conference and Exposition, Vol. 2, 1998 Feb 15, pp. 523-529.
  6. R. H. Baker and L. H. Bannister, “Electric power converter,” U.S. Patent 3 867 643, 1975.
  7. M. Derakhshanfar, “Analysis of different topologies of multilevel inverters,” Master of Science Thesis submitted to Department of Energy and Environment, CHALMERS UNIVERSITY OF TECHNOLOGY, Sweden. 2010.
  8. Y. Wang, Y. Li, Y. Cao, Y. Tan, L. He, and J. Han, “Hybrid AC/DC microgrid architecture with comprehensive control strategy for energy management of smart building,” International Journal of Electrical Power & Energy Systems. 2018 Oct 1;101, pp. 151-161.
  9. D. Pharne and Y. N. Bhosale, “A review on multilevel inverter topology,” In IEEE International Conference on Power, Energy and Control (ICPEC) 2013 Feb 6, pp. 700-703.
  10. J. Ebrahimi, E. Babaei, and G.B. Gharehpetian, “A new topology of cascaded multilevel converters with reduced number of components for high-voltage applications,” IEEE Transactions on Power Electronics. 2011 Apr 29;26(11), pp. 3109-3118.
  11. E. Najafi and A. H. Yatim, “Design and implementation of a new multilevel inverter topology,” IEEE Transactions on Industrial Electronics. 2011 Nov 18;59(11):4148-4154.
  12. J. J. Nedumgatt, D. V. Kumar, A. Kirubakaran, and S. A. Umashankar, “multilevel inverter with reduced number of switches,” In 2012 IEEE Students' Conference on Electrical, Electronics and Computer Science 2012 Mar 1, pp. 1-4.
  13. J. Ebrahimi, E. Babaei, and G. B. Gharehpetian, “A new multilevel converter topology with reduced number of power electronic components,” IEEE Transactions on Industrial Electronics. 2011 May 5;59(2), pp. 655-667.