A. JA, V. JGD, S. V, K. M. Development and Realization of a Multi-Rate FIR Filter Utilizing Distributed Arithmetic on FPGA. JEEA [Internet]. 2025 Feb. 17 [cited 2026 Mar. 21];6(4):343-57. Available from: https://irojournals.com/iroeea/article/view/382