Journal of Electronics and Informatics
IRO Journals
Volume 5 — Issue 2 — June 2023

Reversible Logic based Cryptography Design Algorithm using Random Keys

https://doi.org/10.36548/jei.2023.2.004
S. Rithiga
Dept. of Electronics And Communication Engineering, Nadar Saraswathi College of Engineering And Technology, Theni, India
T. Venish Kumar
Associate Professor, Dept. of Electronics And Communication Engineering, Nadar Saraswathi College of Engineering And Technology, Theni, India
M. Idhayachandran
Associate Professor, Dept. of Electronics And Communication Engineering, Nadar Saraswathi College of Engineering And Technology, Theni, India
S. Prathap
Associate Professor, Dept. of Electronics And Communication Engineering, Nadar Saraswathi College of Engineering And Technology, Theni, India
PDF
PDF

How to Cite

Rithiga, S., T. Venish Kumar, M. Idhayachandran, and S. Prathap. 2023. “Reversible Logic Based Cryptography Design Algorithm Using Random Keys”. Journal of Electronics and Informatics 5 (2): 154-64. https://doi.org/10.36548/jei.2023.2.004.
ACM ACS APA ABNT Chicago Harvard IEEE MLA Turabian Vancouver AMA

Download Citation

Endnote/Zotero/Mendeley (RIS) BibTeX

Keywords

— Reversible Logic Gate Cryptography Design (RLGCD)
— Random keys
— Field Programmable Gate Array (FPGA)
— Watermarking
Published: 27-05-2023

Abstract

Reversible computations, besides quantum computing, have various applications in digital signal processing, nanotechnology and bioinformatics. They are particularly useful in designing low-power devices and improving computational efficiency. Cryptography is vital for protecting sensitive information in fields such as bioinformatics and digital signal processing where private data is frequently exchanged. However, cryptographic algorithms can consume significant power and require large areas, particularly when implemented in hardware. Reversible logic gates offer a potential solution by being more power-efficient and potentially reducing implementation area. Using random numbers as keys for both encryption and decryption in a reversible logic gate-based cryptographic algorithm can enhance security. LSB watermarking is a technique to embed additional metadata into digital media, improving data security. To evaluate the performance of the Field Programmable Gate Array for the Reversible Logic Gate Cryptography Design architecture, comparing it to the other state-of-the-art approach is necessary.

References

  1. Mehran Mozaffari Kermani, Kaj Reza Azarderakhsh, Siavash Bavat Sarmadi, "Fault resilient lightweight cryptography block cipher for secure embedded systems," in IEEE Embedded System Letters, vol. 6, no. 4, pp.89–92, Dec. 2014.
  2. Shikha Kuchhal , Rakesh Verma, "Security design of DES using reversible logic," Int. J. Comput. Sci. Netw. Security, vol. 15, no. 9, pp. 81–84, September 2015.
  3. Z. H. A. O. Guosheng,W. A. N. G. Jain, "Security analysis and enhanced design of a dynamic block cipher," China Commun., vol. 13, pp. 15–160, January 2016.
  4. Gordon E. Moore, "Craming more components onto integrated circuits,"Electronics, pp.114-117, April 1965.
  5. Rolf Landauer, Irreversible and heat generation in the computing process, IBM Research and Development, vol.5, pp.183–191, July 1961.
  6. C.H. Bennett, "Logical reversibility of computation" IBM Research and Development, vol.17, pp.525–532, 1973.
  7. Nagamani A N#1, Jayashree H V#1,H R Bhagyalakshmi ―Novel Low Power Comparator Design Using Reversible Logic Gates‖, Indian Journal of Computer Science and Engineering (IJCSE).
  8. Raghava Garipelly, P.Madhu Kiran, A.Santhosh Kumar, "A Review on Reversible Logic Gates and their Implementations", International Journal of Emerging Technology and Advanced Engineering, vol-3,no-3, March 2013.
  9. Abduullah Bamatraf, Rosziati Ibrahim, Mohd. Najib. B, Mohd. Salleh,"Digital watermarking algorithm using LSB," in 2010 International Conference on Computer Applications and Industrial Electronics, Kuala Lumpur, pp. 155-159, 2010.
  10. Meenal Dadhe, Prof. Anup. R. Nage, "Design of high speed VLSI architecture for LFSR with maximum length feedback polynomial," in International Journal for Scientific Research & Development, vol. 3, no. 5, 2015.
  11. B. Koziel, R. Azarderakhsh, M. Mozaffari Kermani, D. Jao, "Postquatum cryptography on FPGA based on isogenies on elliptical curve," in IEEE Trans.Circuits Syst.I, vol. 64, no. 1, pp. 86–99, Jan. 2017.
  12. Saranya Karunamurthi, Vineyakumar Krishnasamy Natarajan, " VLSI implementation of reversible logic gates cryptography with LFSR key," Microprocessors and Microsystems, Elsevier, vol. 69, pp.68–78, September 2019.
  13. B. Koziel, R. Azarderakhsh, M. Mozaffari Kermani, "A high performance and scalable hardware architecture for isogeny based cryptography," in IEEE Trans.Comput., vol. 67, no. 11, pp. 1594–1609, Nov. 2018.
  14. D.P.Vasudevan, P.K.Lala, J.Di and J.P.Parkerson, ― "Reversible logic design with online testability", IEEE Trans. on Instrumentation and Measurement, vol.55., no.2, pp.406- 414, April 2006.
  15. H. Zodpe, A. Sapkal, "An efficient AES implementation using FPGA with enhanced security features," in J.King Saud Univ.Eng.Sci., 2018, in press.
  16. Geethu Chandran, Dr. Helen Mary M C, Anjana G, "VLSI Implementation of Image Encryption and Decryption Using Reversible Logic Gates", in 2020 International Conference on Power Electronics and Renewable Energy Applications,2020.