Abstract
MOSFETs have been used in integrated circuits for a long time. These were replaced by FinFET’s in 2011. But for short-channel devices, FinFET’s have low performance due to various effects like velocity saturation, hot carrier effect, drain-induced barrier lowering, channel length modulation, fringing field effect, sub-threshold conduction, threshold voltage roll-off, etc. Gate All Around FET (GAA FET) is the best device that will replace the FinFET’s. Therefore, during the fabrication process, it is crucial to investigate the effects of process variations caused by changes in device dimensions. This research discusses the performance of the proposed device due to process variations. The effect of changes in radius, gate oxide thickness, gate length, and channel doping on GAA FET has been discussed in detail.
References
- Kumar A, Saini S, Gupta A, Gupta N, Tripathi MM. "Chaujar R Sub-10 nm high-k dielectric SOI-FinFET for High Performance low power applications". International Conference on Signal Processing and Communication (2020): 310–314
- Sreenivasulu B, Narendar V. " Performance improvement of spacer engineered n-type SOI FinFET at 3- nm gate length". International Journal of Electronic Communication 137 (2021):153803
- Munjal S, Prakash NR, Kaur J. "Evolution of junctionless field effect transistors in semiconductor industry: a review". International Journal of Innov Sci Eng Technol 8(2021):94–103
- Narula M S, Pandey A. "Dual-Gate Silicon Nanowire FET with a Corner Spacer for High Performance & High Frequency Applications". Journal of Electronic Materials 52, 10, (2023): 6708-6718
- Das UK, Bhattacharyya TK. "Opportunities in device scaling for 3-nm node and beyond: FinFET versus GAA-FET versus UFET". IEEE Tran Electron Devices 67,6, (2020):2633–2638
- Mohan C, Choudhary S, Prasad B. "Gate all around FET: an alternative of FinFET for future technology nodes". International Journal of Advanced Research Science Engineering 6,7, (2017):561–569
- Nagy D, Indalecio G, Garcia Loureiro NJ. "FinFET versus gate-all-around nanowire FET: performance, scaling, and variability". J Electron Devices Soc 6 (2018):332–340
- Narula M S, Pandey A. "Performance Evaluation of Stacked Gate Oxide/High K Spacers Based Gate All Around Device Architectures at 10 nm Technology Node". Silicon 14,5 (2022): 2397 – 2407
- Kumar S., Goel E. "2-D Analytical Modeling of the Electrical Characteristics of Dual-Material Double-Gate TFETs With a SiO2/HfO2 Stacked Gate-Oxide Structure". IEEE Transactions on Electron Devices 64,3 (2017): 960-968
- Y. Li, H.-M. Chen, S.-M. Yu, J.-R. Hwang, and F.-L. Yang. "Strained CMOS Devices with Shallow-Trench-Isolation Stress Buffer Layers". IEEE Transactions on Electron Devices 55,4 (2008):1085-1089.
- Hui-Wen Cheng, C. -H. Hwang and Y. Li. "Propagation delay dependence on channel fins and geometry aspect ratio of 16-nm multi-gate MOSFET inverter". 1st Asia Symposium on Quality Electronic Design (2009):122-125
- Vallabhuni RR, Yamini G, Vinitha T. "Performance analysis:D-Latch modules designed using 18nm FinFET Technology". International Conference on Smart Electronics and Communication September (2020): 1169–1174
- Kajal, Sharma VK. "Design and Simulation of FinFET Circuits at Different Technologies". International Conference on Inventive Computational Technologies (2021): 1–6
- Narula M S, Pandey A. "Gate Engineered Silicon Nanowire FET with Coaxial Inner Gate for Enhanced Performance". Silicon 15 (2023): 4217 – 4227
- Zhang S. "Review of Modern Field Effect Transistor Technologies for Scaling". 2nd International Conference on Electronic Engineering and Informatics 16 (2020)
- Uddin M, Athiya M, Masud NLA, Chowdhury H. "FinFET based SRAMs in sub-10nm domain". Microelectronics Journal 114,5 (2021):105116
- Ratnaa VR, Sarithab M, Saipreethi V, Vijayb PC, Shaker MD, Sadullae S. "High speed energy efficient multiplier using 20nm FinFET technology". International Conference on IoT based Control Network Intelligent Systems (2020)
- Narula M S, Pandey A. "A Comprehensive Review on FinFET, Gate All Around, Tunnel FET : Concept, Performance and Challenges". IEEE International Conference on Signal Processing & Communication (2022): 554-559
- Gadarapulla R, Sriadibhatla S. "Tunnel FET based SRAM cells – a comparative review". Int Conf Microelectron Devices Circuits System 1392 (2021):217–228
- Kim SD, Guillom M. "Performance tradeoffs in FinFET and gate all around device architectures for 7 nm node and beyond". IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (2015): 1–3
- Mohan C. "Gate all around FET: an alternative of FinFET for future technology nodes". Int J Adv Res Sci Technol 6(2017):561–569
- Liu TY, Pan FM. "Characteristics of gate-all-around Junctionless polysilicon nanowire transistors with twin 20-nm gates". J Electron Dev Soc 3(2015):405–409
- Zhuge J, Wang R, Huang R, Tian Y, Zhang L, Kim D-W, Park D, Wang YY. "High-performance silicon nanowire gate-all-around nMOSFETs fabricated on a bulk substrate using CMOS compatible process". IEEE Electron Device Lett 31(2009):57–60
- Huang R, Wang R, Zhuge J, Liu C, Yu T, Zhang L, Huang X, Zou J, Liu Y, Fan J, Wang Y. "Characterization and Analysis of Gate-All-Around Si Nanowire Transistors for Extreme Scaling". IEEE Custom Integrated Circuit’s Conference (2011): 1–8
- Moezi N, Karbalaei M. "Predictive physics based simulation of Nano scale gate-all-around field effect transistor under the influence of high-k gate dielectrics". J Nanostruct 10(2020):736–743