Abstract
In modern digital systems, ensuring both high performance and reliability is essential, especially in fault-sensitive environments. This research introduces the design and implementation of a fault-tolerant Brent-Kung adder, integrated with an advanced Built-In Self-Test (BIST) framework. The Brent-Kung adder, known for its efficient carry propagation and speed optimization, is augmented with BIST techniques to enhance its reliability and testability in digital systems. A Linear Feedback Shift Register (LFSR) is used to produce pseudo-random test patterns, while a Multiple Input Signature Register (MISR) compresses the adder’s output into a compact signature for fault detection. The design is carried out in Verilog and synthesized using Xilinx Vivado 2019.1 to evaluate performance metrics, including area utilization, speed, and fault coverage. By combining the Brent-Kung adder's high-speed characteristics with a robust BIST framework, the research achieves an effective balance between performance and fault detection. This approach provides a promising solution for applications that require both computational efficiency and increased reliability in fault-sensitive environments.
References
- Kumar, N. Udaya, K. Bala Sindhuri, K. Durga Teja, and D. Sai Satish. "Implementation and comparison of VLSI architectures of 16 bit carry select adder using Brent Kung adder." In 2017 Innovations in Power and Advanced Computing Technologies (i-PACT), IEEE, 2017. 1-7.
- A. Sai Kumar, U. Siddhesh, N. Sai kiran and K. Bhavitha, "Design of High Speed 8-bit Vedic Multiplier using Brent Kung Adders," 2022 13th International Conference on Computing Communication and Networking Technologies (ICCCNT), Kharagpur, India, 2022,1-5.
- Menbari and H. Jahanirad, "A Concurrent BIST Architecture for Combinational Logic Circuits," 2020 10th International Conference on Computer and Knowledge Engineering (ICCKE), Mashhad, Iran, 2020, 262-267
- Hale, William T., and George M. Bollas. "Design of built-in tests for active fault detection and isolation of discrete faults." IEEE Access 6 (2018): 50959-50973.
- Ajit, Anaswar, P. V. Arathi, Kiran Haridas, Niraj Mohan Nambiar, and S. Devi. "FPGA based performance comparison of different basic adder topologies with parallel processing adder." In 2019 3rd International conference on Electronics, Communication and Aerospace Technology (ICECA), Coimbatore, India IEEE, 2019. 87-92.
- Arbab Alamgir; Abu Khari Bin A’ain; Norlina Paraman; Usman ullah Sheikh; Ian Grout, "A comparative analysis of LFSR cascading for hardware efficiency and high fault coverage in BIST applications", 2020 IEEE 29th Asian Test Symposium (ATS).
- Pushpalatha, T. Pavani, A. Ushasree, "Efficient Stable-width adder-sapling strategy using Brent Kung Adder", Gokaraju Rangaraju Institute of Engineering and Technology, Hyderabad, India, 10 March 2021.1492-1497
- Tummala Prudhvi;Dantla Sudhakar Reddy;Musala Sarada;Kanapala Satish, "Approximate Brent-kung adder for image processing Applications",2023 International Conference on Intelligent Technologies for Sustainable Electric and Communications Systems (iTech SECOM).480-484
- V. Midasala, G. Lakshminarayana, V. P. Chandra Reddy, B. H. Krishna, P. M. Kumar and N. V. Krishna, "Design of Hybrid Memory Built in Self Test using Linear Feedback Shift Registers," 2022 6th International Conference on Electronics, Communication and Aerospace Technology, Coimbatore, India, 2022. 564-568.
- M. A. A. Amin, M. Kartiwi, M. Yaacob, E. A. Z. Hamidi, T. S. Gunawan and N. Ismail, "Design of Brent Kung Prefix Form Carry Look Ahead Adder," 2022 8th International Conference on Wireless and Telematics (ICWT). IEEE, 2022. 1-6
- A. K. Kumar and P. S. Kumar, "High Speed Error-Detection and Correction Architectures for Viterbi Algorithm Implementation," 2019 3rd International Conference on Electronics, Materials Engineering & Nano-Technology (IEMENTech), Kolkata, India, 2019. 1-6
- R. Panek, J. Lojda, J. Podivinsky and Z. Kotasek, "Reliability Analysis of Reconfiguration Controller for FPGA–Based Fault Tolerant Systems: Case Study," 2020 International Symposium on VLSI Design, Automation and Test (VLSI-DAT), Hsinchu, Taiwan, 2020.1-4
- S. Mandal, S. Sau, A. Chakrabarti, J. Saini, S. K. Pal and S. Chattopadhyay, "FPGA Based Novel High Speed DAQ System Design with Error Correction," 2015 IEEE Computer Society Annual Symposium on VLSI, Montpellier, France, 2015. 80-85
- A. Bagalkoti, S. B. Shirol, R. S, P. Kumar and R. B. S, "Design and Implementation of 8-bit LFSR, Bit-Swapping LFSR and Weighted Random Test Pattern Generator: A Performance Improvement," 2019 International Conference on Intelligent Sustainable Systems (ICISS), Palladam, India, 2019. 82-86.
- K. N. Devika and R. Bhakthavatchalu, "Programmable MISR modules for logic BIST based VLSI testing," 2016 International Conference on Control, Instrumentation, Communication and Computational Technologies (ICCICCT), Kumaracoil, India, 2016. 699-703.