Abstract
Dynamic regenerative comparators are being used to increase speed and power efficiency in response to the need for ultra-low-power, area-efficient, and high-speed analog-to-digital converters. This study suggests using two transistors to create a low power double-tail comparator for the Flash Analog-to-Digital Converter. Designing a comparator and thermometer code to binary code converter at low supply voltage and low power dissipation is a challenging task in the creation of a low power Flash ADC. The primary goal is to construct comparators in order to achieve a high-speed Flash ADC. We should design each comparator to have a lower total power consumption because the comparators in Flash ADC are power-hungry components. Here, a low-power dynamic comparator is being designed. Next, we used a 2:1 MUX based on pass transistor logic to construct an encoder block. We have constructed a 5-bit Flash ADC using these components. To lower the Flash ADC's power consumption, a comparator and encoder are implemented utilizing dynamic CMOS circuitry. The Tanner EDA back-end tool is used to run the simulation.
References
- Neil H.E. Weste, David Harris "CMOS VLSI Design". https://picture.iczhiku.com/resource/eetop/syiWFAeQEZAEPvVX.pdf.
- Kapaka, Ajay Kumar, Aijaz M. Zaidi, and Balwinder Raj. "Design and Verification of High-Speed, Low-Power Flash ADC for Mixed Signal Applications." In 2024 First International Conference on Electronics, Communication and Signal Processing (ICECSP), pp. 1-6. IEEE, 2024.
- Lund, Pelle. "Comparator design for high-speed ADCs." (2022).
- Kumar, R. Vinod, Mohammed Thanish, and Md Nasebul Haque. "High-Speed and Low-Power Double-Tail Comparator for ADC Applications." In 2024 International Conference on Advances in Computing, Communication and Materials (ICACCM), pp. 1-4. IEEE, 2024.
- Gao, Jie, Shaotong Li, Yiding Ma, and Zhao Zhang. "The methods for High-Speed Low-Power Dynamic ADC Comparators design." In 2021 International Conference on Electronic Information Engineering and Computer Science (EIECS), pp. 963-971. IEEE, 2021.
- Yang, Chenguang. "Comparator Design for High Speed ADC." (2024).
- Chitti, Sridevi, Sreeja Reddy Nandikonda, Satwika Kancha, Sathish Gollena, and Suchith Jannu. "Design and Implementation of Low Power, High Speed Flash ADC using Double Tail Comparator." In 2024 International Conference on Inventive Computation Technologies (ICICT), pp. 2072-2076. IEEE, 2024.
- Tyagi, Mohit, Poornima Mittal, and Parvin Kumar. "Performance Optimization of SAR ADC using Dynamic Controlled Comparator at 45 nm Technology for Biomedical and IoT Applications." Wireless Personal Communications 134, no. 2 (2024): 1035-1057.
- Thai, Hong-Hai, Cong-Kha Pham, and Duc-Hung Le. "Design of a low-power and low-area 8-bit flash ADC using a double-tail comparator on 180 nm CMOS process." Sensors 23, no. 1 (2022): 76.
- Vaithiyanathan, Dhandapani, Rajat Mishra, Preeti Verma, and Baljit Kaur. "Design and analysis of optimized dynamic comparator circuit for low-power and high-speed applications." e-Prime-Advances in Electrical Engineering, Electronics and Energy 10 (2024): 100858.
- Mehra, Krishan, Tripti Sharma, and Simran Somal. "Performance analysis on low-power, low-offset, high-speed comparator for high-speed ADCA review." In Intelligent Communication and Automation Systems, pp. 99-112. CRC Press, 2021.
- Sahana, Nelaiahgari, and Shashank Dwivedi. "Efficient design of a double tail dynamic comparator for high speed and low power applications in 90nm technology." In 2024 IEEE International Conference on Information Technology, Electronics and Intelligent Communication Systems (ICITEICS), pp. 1-4. IEEE, 2024.