A., Rathinavel Pandian; M., Rasvica Sweety; S., Nandhini; C., Negha; J., Sowmiya. Design and Implementation of a SEC-DED-DAEC-STEC Error Control Code for Reliable Memory System. Journal of Electronics and Informatics, [S. l.], v. 8, n. 3, p. 217–234, 2026. DOI: 10.36548/jei.2026.3.002. Disponível em: https://irojournals.com/iroei/article/view/2291. Acesso em: 1 nov. 2026.