Kumar, Veena Sanath, Karthik V., Navashashank M N., Puneeth G., and Sagar H S. “Design and Implementation of High Speed 6 – Bit Current Steering DAC Modelling Using Cadence”. Journal of Electronics and Informatics 6, no. 4 (February 8, 2025): 332–341. Accessed March 21, 2026. https://irojournals.com/iroei/article/view/567.