Abstract
As the complexity of integrated circuits (ICs) continues to increase, ensuring the security of on-chip communication becomes paramount. With the rise of interconnected devices and the Internet of Things (IoT), vulnerabilities in on-chip communication pose significant risks to data integrity, privacy, and system reliability. This article presents a comprehensive survey of the threats and solutions associated with enhancing security in on-chip communication. The survey begins with an overview of on-chip communication and its critical role in modern ICs. It then explores the diverse range of security threats faced by on-chip communication systems, including side-channel attacks, information leakage, unauthorized access, and the insertion of hardware Trojans. Each threat is examined in detail, highlighting its characteristics and potential impact on system security. In response to these threats, the survey examines various solutions and countermeasures aimed at enhancing on-chip communication security. These include encryption and authentication techniques, secure routing protocols, hardware-based security mechanisms, and software-based security solutions. Examples of real-world security breaches and successful implementations of security solutions are also presented to provide practical insights.
References
- Guo, Xiaoming, Sijia He, Amlan Nayak, and Jay Zhang. "SecureNoC: Enhancing On-Chip Network Security for Many Integrated Core Systems.", https://www.eecs.umich.edu/courses/eecs578/eecs578.f15/projects/Colonel_Panic_report.pdf
- Pasricha, Sudeep, and Nikil Dutt. On-chip communication architectures: system on chip interconnect. Morgan Kaufmann, 2010.
- Lukovic, Slobodan, and Nikolaos Christianos. "Enhancing network-on-chip components to support security of processing elements." In Proceedings of the 5th Workshop on Embedded Systems Security, Arizona United States 2010. pp. 1-9.
- Saeed, Ahmed, Ali Ahmadinia, and Mike Just. "Hardware-assisted secure communication in embedded and multi-core computing systems." Computers 7, no. 2 (2018): 31.
- Charles, Subodha, and Prabhat Mishra. "A survey of network-on-chip security attacks and countermeasures." ACM Computing Surveys (CSUR) 54, no. 5 (2021): 1-36.
- Indrusiak, Leandro Soares, James Harbin, Cezar Reinbrecht, and Johanna Sepúlveda. "Side-channel protected MPSoC through secure real-time networks-on-chip." Microprocessors and Microsystems 68 (2019): 34-46.
- Jiang, Nan, Daniel U. Becker, George Michelogiannakis, James Balfour, Brian Towles, David E. Shaw, John Kim, and William J. Dally. "A detailed and flexible cycle-accurate network-on-chip simulator." In 2013 IEEE international symposium on performance analysis of systems and software (ISPASS), Austin, TX, USA, IEEE, 2013. pp. 86-96.
- Becker, Daniel U. Efficient microarchitecture for network-on-chip routers. Stanford University, 2012.
- Daoud, Luka. "Secure network-on-chip architectures for MPSoC: overview and challenges." In 2018 IEEE 61st international midwest symposium on circuits and systems (MWSCAS), Windsor, ON, Canada. IEEE, 2018.pp. 542-543.
- Bertozzi, Davide, and Luca Benini. "Xpipes: A network-on-chip architecture for gigascale systems-on-chip." IEEE circuits and systems magazine 4, no. 2 (2004): 18-31.
- Bjerregaard, Tobias, and Shankar Mahadevan. "A survey of research and practices of network-on-chip." ACM Computing Surveys (CSUR) 38, no. 1 (2006): 1-es.
- Ogras, Umit Y., Jingcao Hu, and Radu Marculescu. "Key research problems in NoC design: a holistic perspective." In Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, Jersey City, NJ, USA 2005. pp. 69-74.