Journal of Trends in Computer Science and Smart Technology is accepted for inclusion in Scopus. click here
Home / Archives / Volume-7 / Issue-4 / Article-2

Volume - 7 | Issue - 4 | december 2025

Design and FPGA Based Realization of an SMC-ESO Enhanced Nonlinear Fractional Order PID Controller for BLDC Motor Speed Control Open Access
Kamatchi Kannan V.  , Muniraj C., Balaji Periasamy, Divya N., Rekha P., Ponmurugan P.  44
Pages: 641-657
Full Article PDF pdf-white-icon
Cite this article
V., Kamatchi Kannan, Muniraj C., Balaji Periasamy, Divya N., Rekha P., and Ponmurugan P.. "Design and FPGA Based Realization of an SMC-ESO Enhanced Nonlinear Fractional Order PID Controller for BLDC Motor Speed Control." Journal of Trends in Computer Science and Smart Technology 7, no. 4 (2025): 641-657
Published
22 October, 2025
Abstract

Extended State Observe Nonlinear Fractional-order PID (NLFOPID) algorithm and Sliding Mode Control (SMC) are utilized for controlling the speed of a BLDC motor in this research study. The slow response time of the traditional PID controller makes it inefficient. FOPID controller is optimized to control the speed of the BLDC motor utilizing the SMC-ESO alongside it to overcome the shortcomings of traditional controllers. BLDC motors are suitable for many applications because they use permanent magnets to provide high torque over a broad range of speeds. The FOPID controller offers improved precision in control, SMC provides immunity to disturbance, and ESO provides real-time estimation of the state. The controller under consideration achieves ±1 RPM constant speed accuracy, under 5 % overshoot, and approximately 0.3 s settling time with 2 150 look-up tables, 1 800 flip-flops, 10 DSP slices and 2 BRAMs in the FPGA, demonstrate better accuracy and efficiency compared to standard PID and FOPID controllers. For a real-time system, it is implemented on a Field Programmable Gate Array (FPGA) due to its high processing capacity.

Keywords

Proportional Integral Derivative Controller Extended State Observer Sliding Mode Control Field Programmable Gate Array

×
Article Processing Charges

Journal of Trends in Computer Science and Smart Technology (jtcsst) is an open access journal. When a paper is accepted for publication, authors are required to pay Article Processing Charges (APCs) to cover its editorial and production costs. The APC for each submission is 400 USD. There are no additional charges based on color, length, figures, or other elements.

Category Fee
Article Access Charge 30 USD
Article Processing Charge 400 USD
Annual Subscription Fee 200 USD
Payment Gateway
Paypal: click here
Townscript: click here
Razorpay: click here
After payment,
please send an email to irojournals.contact@gmail.com / journals@iroglobal.com requesting article access.
Subscription form: click here